FPGAï¼Fieldï¼Programmable Gate Arrayï¼ï¼å³ç°åºå¯ç¼ç¨é¨éµåï¼å®æ¯å¨PALãGALãCPLDçå¯ç¼ç¨å¨ä»¶çåºç¡ä¸è¿ä¸æ¥åå±ç产ç©ãå®æ¯ä½ä¸ºä¸ç¨éæçµè·¯ï¼ASICï¼é¢åä¸çä¸ç§åå®å¶çµè·¯èåºç°çï¼æ¢è§£å³äºå®å¶çµè·¯çä¸è¶³ï¼åå æäºåæå¯ç¼ç¨å¨ä»¶é¨çµè·¯æ°æéç缺ç¹ãFPGAçç¨éå¦ä¸ï¼
çµè·¯è®¾è®¡ï¼è¿æ¥é»è¾ï¼æ§å¶é»è¾æ¯FPGAæ©æåæ¥ä½ç¨æ¯è¾å¤§çé¢åä¹æ¯FPGAåºç¨çåºç³ï¼è¿ä¹æ¯FPGAçä¸ä¸ªéè¦ä½ç¨ã
产å设计ï¼æç¸å¯¹æççææ¯åºç¨å°æäºç¹å®é¢åå¦é讯ï¼è§é¢ï¼ä¿¡æ¯å¤çççå¼ååºæ»¡è¶³è¡ä¸éè¦å¹¶è½è¢«è¡ä¸å®¢æ·æ¥åç产åè¿æ¹é¢ä¸»è¦æ¯FPGAææ¯åä¸ä¸ææ¯çç»åé®é¢ï¼å¦å¤è¿æå°±æ¯ä¸ä¸ä¸å®¢æ·ççé¢é®é¢äº§å设计è¿å æ¬ä¸ä¸å·¥å ·ç±»äº§ååæ°ç¨äº§åï¼åè éç¹å¨æ§è½ï¼åè å¯¹ä»·æ ¼ææ产å设计以å®ç°äº§ååè½ä¸ºä¸»è¦ç®çï¼FPGAææ¯æ¯ä¸ä¸ªå®ç°æ段å¨è¿ä¸ªé¢åï¼FPGAå ä¸ºå ·å¤æ¥å£ï¼æ§å¶ï¼åè½IPï¼å åµCPUçç¹ç¹ææ¡ä»¶å®ç°ä¸ä¸ªæé ç®åï¼åºåç¨åº¦é«ï¼åè½å ¨é¢çç³»ç»äº§å设计å°æ¯FPGAææ¯åºç¨æ广大çå¸åºã
ç³»ç»çº§çåºç¨ï¼ç³»ç»çº§åºç¨æ¯FPGAä¸ä¼ ç»ç计ç®æºææ¯ç»åï¼å®ç°ä¸ç§FPGAçç计ç®æºç³»ç»å¦ç¨XilinxãV-4,V-5ç³»åçFPGAï¼å®ç°å
åµPOWERãPCãCPU,ç¶ååé
ååç§å¤å´åè½ï¼å®ç°ä¸ä¸ªåºæ¬ç¯å¢ï¼å¨è¿ä¸ªå¹³å°ä¸è·LINUXçç³»ç»ï¼è¿ä¸ªç³»ç»ä¹å°±æ¯æåç§æ åå¤è®¾ååè½æ¥å£ï¼å¦å¾è±¡æ¥å£ï¼äºè¿å¯¹äºå¿«éææFPGA大åç³»ç»æ¥è®²æ¯å¾æ帮å©çã